IN THE SPECIFICATION

Please amend the paragraphs of the specification as follows:

On page 7, please replace the paragraph starting on line 29 with the following amended paragraph.

FIG. 1 shows a first wireless base station **106a** transmitting to subscriber stations within a coverage area **108a** and a second wireless base station **106b** transmitting to subscriber stations within a coverage area **108b** that overlaps with coverage area **108a**. Subscriber station **102a** is located within coverage area **108a** but not coverage area **108b**. Subscriber station **102b** is located within both coverage area **108a** and coverage area **108b**. Base station [108a] 106a transmits data to subscriber station **102a** through communication channel **104a** and to subscriber station **102b** through communication channel **104b**. Base station [108b] 106b transmits data to subscriber station **102b** through communication channel **104c**.

On page 25, please replace the paragraph starting on line 17 with the following amended paragraph.

In an alternate embodiment, the subscriber station sends a maximum of one Continue-Repeat message per packet, after which it decodes a predetermined number of slots retransmitted by the serving base station. After sending one Continue-Repeat signal for a packet at step **444**, the subscriber station sends no more Continue-Repeat signals for that packet. For example, after sending a Continue-Repeat signal at step **444**, the subscriber station accumulates the next slot of data for the packet into the buffer at step **446** and decodes the buffer contents at step **448**. If the packet is successfully decoded at step [440] 442 , then the subscriber station proceeds to step **402** 442 . If at step **440** the packet has been successfully decoded but the base station has not yet transmitted all of the retransmissions associated with the Continue-Repeat signal, then the subscriber station proceeds from step **440** to step **418** and sends a Stop-Repeat signal.

On page 25, please replace the paragraph starting on line 30 with the following amended paragraph.

If the packet has not been successfully decoded at step **[440]** <u>442</u>, then the subscriber station determines at step **[442]** <u>444</u> whether it has received all the retransmissions of the packet associated with the Continue-Repeat signal. If at step **[442]** <u>444</u> the base station is expected to send more retransmissions of the packet in response to a previously transmitted Continue-Repeat signal, then the subscriber station proceeds from step **[442]** <u>444</u> to step **446**. Note that in the alternate embodiment, after the first Continue-Repeat message has been sent, the subscriber station skips step **442**. The subscriber station continues to decode the retransmissions sent in response to the Continue-Repeat message until either the maximum number of retransmissions has been received or the packet is successfully decoded.

On page 32, please replace the paragraph starting on line 31 with the following amended paragraph.

In an exemplary embodiment, modulator **706** performs such functions as forward error correction (FEC) encoding, interleaving, Walsh spreading, and PN spreading of the data received from scheduler **708**. In an exemplary embodiment, demodulator **716** performs such functions as PN despreading, Walsh despreading, deinterleaving, and forward error correction (FEC) decoding of the data signals received from RF unit **710**. The interleaving and deinterleaving performed by modulator **706** and demodulator **716** may utilize any of a number of interleaving techniques, such as block interleaving and bit reversal interleaving. Modulator **706** and demodulator **716** may utilize any of several forward error correction techniques, including turbo-coding, convolutional coding, block coding, or other forms of coding including soft decision coding. In an exemplary embodiment, scheduler [**706**] <u>**708**</u> may be a general-purpose microprocessor, digital signal processor (DSP), programmable logic device, application specific integrated circuit (ASIC), or any other device capable of performing the algorithms described herein.